Verilog Experiment - Part 2

Experiment 5

Experiment 6

Experiment 7

Experiment 8 (Optional)

Experiment 9 (Optional)